SFTGB Docket No.: 19308.0022U1

01CXT0353W

AMENDMENTS

Listing of Claims

20

21

22

23

24

This listing of claims replaces all prior versions and listings of claims in the application.

1	1. (Currently amended) A system for generating amplitude matched, phase
2	shifted signals, comprising:
3	a filter arrangement including a plurality of input and output nodes, a first set of input
4	nodes arranged to receive an input signal, a second set of input nodes coupled to electrical
5	ground, each output node configured to provide an associated vector that is offset in phase
6	from a vector associated with each other output node;
7	a first peak detector arranged to receive a first pair of vectors from corresponding
8	output nodes of the filter arrangement that are approximately 180° different in phase from
9	each other, the first peak detector configured to generate a first peak signal;
10	a second peak detector arranged to receive a second pair of vectors from
11	corresponding output nodes of the filter arrangement that are approximately 180° different in
12	phase from each other and different from the first pair of vectors, the second peak detector
13	configured to generate a second peak signal;
14	a comparator arranged to receive the first peak signal and the second peak signal and
15	generate a feedback signal;
16	an adjustable element associated with each output node, the adjustable element
17	configured to receive [a] the feedback signal and in response to the feedback signal
18	substantially equalize an amplitude of each vector associated with each output node;
19	an adder element arranged to receive the first pair of vectors and the second pair of

an adder element <u>arranged to receive the first pair of vectors and the second pair of vectors and configured to add respective vectors from the first and second pair of vectors first and second inputs each shifted in phase <u>by approximately 90°</u> from the other <u>vector</u> to generate [an] <u>corresponding</u> adder <u>output outputs</u> shifted in phase from the phase of the <u>respective vectors from the first and second pair of vectors first input and shifted in phase from the second input; and</u></u>

25	a scaler configured to receive the first and second inputs vectors associated with each							
26	output node and attenuate the amplitude of each of the same to generate a set of scaler output							
27	outputs that [is] are substantially equal in magnitude to the adder output outputs.							
1	2. (Previously presented) The system of claim 1, wherein four output nodes							
2	are associated with the filter arrangement, each output node having an associated vector.							
1	3. (Previously presented) The system of claim 2, wherein the adder element is							
2	configured to add the four vectors resulting in eight phase shifted vectors.							
1	4. (Previously presented) The system of claim 3, wherein the scaler is							
2	configured to scale the amplitude of the four vectors resulting in eight amplitude matched							
3	phase shifted vectors.							
1	5. (Original) The system of claim 4, wherein the adjustable element is an							
2	adjustable resistance.							
1	6. (Original) The system of claim 5, wherein the adjustable resistance is a							
2	metal oxide semiconductor field effect transistor (MOSFET) adjustable resistance.							
1	7. (Original) The system of claim 4, wherein the adjustable element is an							
2	adjustable capacitance.							

The system of claim 7, wherein the adjustable capacitance is a

8.

varactor.

1 2 (Original)

SFTGB Docket No.: 19308.0022U1

01CXT0353W

1	9. (Currently amended) A method for generating amplitude matched, phase							
2	shifted signals, comprising:							
3	providing a plurality of vectors, each vector associated with a respective output node,							
4	each vector offset in phase from each other vector associated with each other output node;							
5	applying an input signal at a subset of a set of input nodes;							
6	generating a first peak signal responsive to a first pair of vectors that are							
7	approximately 180° different in phase from each other;							
8	generating a second peak signal responsive to a second pair of vectors different from							
9	the first pair of vectors, the second pair of vectors approximately 180° different in phase from							
10	each other;							
11	generating a feedback signal responsive to the first peak signal and the second peak							
12	signal;							
13	providing [a] the feedback signal to a respective adjustable element associated with							
14	each input and output node;							
15	adjusting each adjustable element using the feedback signal to substantially equalize							
16	an amplitude of each vector associated with each output node; and							
17	applying each vector to an adder element and to a scaler, wherein an output of the							
18	adder element is substantially equal in amplitude to an output of the scaler.							
1	10. (Previously presented) The method of claim 9, wherein the feedback signal							
2	is applied to a resistance to substantially equalize an amplitude of each vector associated with							
3	each output node.							
1	11. (Previously presented) The method of claim 9, wherein the feedback signal							
2	is applied to a capacitance to substantially equalize an amplitude of each vector associated							
3	with each output node.							
1	12. (Original) The method of claim 10, further comprising adjusting the							
2	resistance using a metal oxide semiconductor field effect transistor (MOSFET) adjustable							
3	resistance.							

1314. (Ca	anceled)
-----------	----------

15.	(Original)	The	method	of	claim	11,	further	comprising	adjusting	the
capacitance us	sing a varactor.									

16.-17. (Canceled)

18. (Currently amended) A system for generating amplitude matched, phase shifted signals, comprising:

filter means including a plurality of input and output nodes, a first set of input nodes arranged to receive an input signal, a second set of input nodes coupled to electrical ground, the filter means for providing a plurality of associated vectors that are offset in phase from each other vector associated with each other output node;

means for generating a first peak signal responsive to a first pair of vectors that are approximately 180° different in phase from each other;

means for generating a second peak signal responsive to a second pair of vectors different from the first pair of vectors, the second pair of vectors approximately 180° different in phase from each other;

means for generating a feedback signal responsive to the first peak signal and the second peak signal;

means for providing [a] the feedback signal to an adjustable element associated with each output node;

means for using the feedback signal to substantially equalize an amplitude of each vector associated with each output node;

means for applying each vector to an adder element; and

means for applying each vector to a scaler, wherein an output of the adder element is substantially equal in amplitude to an output of the scaler.

19. (Original) The system of claim 18, wherein the means for substantially equalizing an amplitude of each vector comprises adjustable resistance means.

1	20. (Original) The system of claim 18, wherein the means for substantially
2	equalizing an amplitude of each vector comprises adjustable capacitance means.
1	21. (Original) The system of claim 19, wherein the adjustable resistance
2	means comprises a metal oxide semiconductor field effect transistor (MOSFET) adjustable
3	resistance.
1	2223. (Canceled)
1	24. (Currently amended) A system for generating amplitude matched, phase
2	shifted signals, in a portable communication device, comprising:
3	a portable communication device including a transmitter and a receiver;
4	a synthesizer for providing a local oscillator signal;
5	a filter arrangement configured to operate on the local oscillator signal, the filter
6	arrangement including a plurality of input and output nodes, a first set of input nodes arranged
7	to receive the local oscillator signal, a second set of input nodes coupled to electrical ground,
8	each output node configured to provide an associated vector that is offset in phase from a
9	vector associated with each other output node;
0	a first peak detector arranged to receive a first pair of vectors from corresponding
1	output nodes of the filter arrangement that are approximately 180° different in phase from
2	each other, the first peak detector configured to generate a first peak signal;
3	a second peak detector arranged to receive a second pair of vectors from
4	corresponding output nodes of the filter arrangement that are approximately 180° different in
5	phase from each other and different from the first pair of vectors, the second peak detector
6	configured to generate a second peak signal;
.7	a comparator arranged to receive the first peak signal and the second peak signal and
8	generate a feedback signal;
9	an adjustable element associated with each output node, the adjustable element
20	configured to receive [a] the feedback signal and in response to the feedback signal

substantially equalize an amplitude of each vector associated with each output node;

21

SFTGB Docket No.: 19308.0022U1

01CXT0353W

an adder element <u>arranged to receive the first pair of vectors and the second pair of vectors and configured to add respective vectors from the first and second pair of vectors first and second output nodes wherein each having respective signals vector is shifted in phase from the other to generate [an] respective adder output outputs shifted in phase from the phase of the signal present on the first input node first pair of vectors and the second pair of vectors and shifted in phase from the phase of the signal present on the second input; and</u>

a scaler configured to receive the signals present on the first and second output nodes vectors associated with each output node and attenuate the amplitude of each of the same to generate a set of scaler output outputs that [is] are substantially equal in magnitude to the adder output outputs.

25. (Previously presented) The system of claim 24, wherein four output nodes are associated with the filter arrangement, each output node having an associated vector.

26.-27. (Canceled)

- 28. (Previously presented) The system of claim 24, wherein the adjustable element is an adjustable resistance.
- 29. (Original) The system of claim 28, wherein the adjustable resistance is a metal oxide semiconductor field effect transistor (MOSFET) adjustable resistance.
- 30. (Previously presented) The system of claim 24, wherein the adjustable element is an adjustable capacitance.
- 31. (Original) The system of claim 30, wherein the adjustable capacitance is a varactor.